Software UART: A use case for VSCPU worst-case execution time analyzer

Name: Software UART: A use case for VSCPU worst-case execution time analyzer
Author: Yıldız, A., İskender, Deniz, Özlü, G., Uğurdağ, Hasan Fatih, Aktemur, Tankut Barış, Gören, S.

İsim	Software UART: A use case for VSCPU worst-case execution time analyzer
Yazar	Yıldız, A., İskender, Deniz, Özlü, G., Uğurdağ, Hasan Fatih, Aktemur, Tankut Barış, Gören, S.
Basım Tarihi:	2019
Basım Yeri	- IEEE
Konu	WCET, UART, CPU, Bit banging, FPGA, Proces-sor
Tür	Belge
Dil	İngilizce
Dijital	Evet
Yazma	Hayır
Kütüphane:	Özyeğin Üniversitesi
Demirbaş Numarası	978-172813964-7
Kayıt Numarası	808cf177-dc9a-4711-9ff3-ac4dfceb8295
Lokasyon	Electrical & Electronics Engineering, Computer Science
Tarih	2019
Notlar	TÜBİTAK
Örnek Metin	This paper presents our early results of the development of a Worst-Case Execution Time (WCET) analyzer for VSCPU by implementing a software UART system. Our WCET analyzer takes a C program as input and gives the time taken by each function as output. A software UART system eliminates the need to employ a dedicated hardware for RS232 interface and makes directly use of the processor instead. For this purpose, we designed and implemented a memory-mapped system which has access to UART pins and is capable of setting and sampling these pins from software by a method of bit banging. We used the output of our WCET analyzer to approximate the actual bit times for a specific UART baud rate. By successfully testing and verifying our software UART, we showed that our WCET analyzer could be used to estimate runtime of tasks in an application. Although development of the WCET analyzer is ongoing, the results are promising.
DOI	10.1109/UBMK.2019.8907220

Kaynağa git Özyeğin Üniversitesi

Aramaya Dön

Özyeğin Üniversitesi

Kaynağa git

Software UART: A use case for VSCPU worst-case execution time analyzer

Yazar Yıldız, A., İskender, Deniz, Özlü, G., Uğurdağ, Hasan Fatih, Aktemur, Tankut Barış, Gören, S.

Basım Tarihi 2019

Basım Yeri - IEEE

Konu WCET, UART, CPU, Bit banging, FPGA, Proces-sor

Tür Belge

Dil İngilizce

Dijital Evet

Yazma Hayır

Kütüphane Özyeğin Üniversitesi

Demirbaş Numarası 978-172813964-7

Kayıt Numarası 808cf177-dc9a-4711-9ff3-ac4dfceb8295

Lokasyon Electrical & Electronics Engineering, Computer Science

Tarih 2019

Notlar TÜBİTAK

Örnek Metin This paper presents our early results of the development of a Worst-Case Execution Time (WCET) analyzer for VSCPU by implementing a software UART system. Our WCET analyzer takes a C program as input and gives the time taken by each function as output. A software UART system eliminates the need to employ a dedicated hardware for RS232 interface and makes directly use of the processor instead. For this purpose, we designed and implemented a memory-mapped system which has access to UART pins and is capable of setting and sampling these pins from software by a method of bit banging. We used the output of our WCET analyzer to approximate the actual bit times for a specific UART baud rate. By successfully testing and verifying our software UART, we showed that our WCET analyzer could be used to estimate runtime of tasks in an application. Although development of the WCET analyzer is ongoing, the results are promising.

DOI 10.1109/UBMK.2019.8907220